Anti-Aliased DDA

Fakhraldeen Hamid Ali
Computer Engineering Departement - University Of Mosul
Email: fhali310@yahoo.com

Abstract

Bit-mapped images are prone to the jaggies (stair-step effect along edges) because the computer uses small dots to build images. This effect is called aliasing and the technique used to reduce it is called antialiasing. This paper investigates aliasing along straight line segments or edges, its origin, and how it is affected by the orientation or slope of the segment. A method for antialiasing or smoothing the straight line segments by modifying the intensity of the pixels is presented. Hardware implementation of this method is finally formulated and tested using Field Programmable Gate Arrays (FPGA).

Keywords: pixel, jaggies, antialiasing, raster, FPGA.

فتاريخ الامثلة العلمية بالانجليزية 
فخر الدين حامد علي
كلية الهندسة / جامعة الموصل

الخلاصة

تتعرض الرسوم المرسومة بالحاسوب إلى ظهور مايسميه الدرج على طول الحافات المستقيمة وذلك بسبب بناء هذه الرسوم من نقاط صورية محددة. في هذا البحث عرض وتحليل لهذه الظاهرة وإسباب حدوثها وكيفية تأثير هذه الظاهرة على الدرجة أو ميل المستقيم. للتقليل من ظاهرة الدرج أو تثبيط المستقيم يتم معاملة لون أو الكثافة الضوئية للنقاط التي تستخدم في بناءه اعتمادا على بعد مركز النقاط الصورية عن المستقيم. إضافة إلى ذلك يقدم هذا البحث تصميم جديد للعوامل المعتمدة على الطريقة المذكورة من نوعية الدرج المادي بالاعتماد على مصفوفة الوابات المبرمجة حلقيا.
1-Introduction

Today, almost all displays are raster displays where raster graphics use a matrix of pixels (picture elements) to represent images [1,2]. The rasterization of a straight line segment can be accomplished using the line drawing algorithm called a Digital Differential Analyzer (DDA). On the other hand, it can be done using Bresenham's algorithm (a modified DDA) which uses integer mathematics only [3]. However, both produces the same pixels with the same aliasing effect. A line segment is defined by an infinite set of points which lie between two end points or vertices but its rasterization represents it with its samples or defined fixed positions only based on the screen resolution. Smooth straight lines appear stair like lines when displayed for variety of reasons, the most common being that the output device (display monitor) does not have enough resolution to portray a smooth line as mentioned above. This means that sampling is done below the Nyquist rate (under sampling) [4,5,6].

In digital signal processing, anti-aliasing is the technique of minimizing the distortion artifacts known as aliasing when representing a high-resolution signal at a lower resolution. Antialiasing is used in digital photography, computer graphics, digital audio, and many other domains [7,8]. In the image domain, aliasing artifacts can appear as jagged appearances of smoothed straight edges as mentioned above.

Fundamentally, there are three methods which can be used for antialiasing. Since aliasing in computer-generated graphics is a spatial aliasing, an obvious solution is to increase the sampling rate or raster resolution which decreases aliasing effect. This method is limited by the display hardware [9,10]. In the second method, super sampling is used which is a technique of collecting data points at greater resolution (usually by a power of two) than the final data resolution. These data points are then combined or averaged (down sampling) to the desired resolution. This technique refer to as post-filtering the image [6,11,12,13,14,15]. The third method of antialiasing treats each pixel as a finite area rather than a point and is known as pre-filtering the image [14,16,17]. The last two methods can only be implemented using systems with a display of more than two intensities per pixel. The third method has a computational advantage over the second one since it does not requires a large memory for storing the image at the sub-pixel stages. This is why pre-filtering techniques are cheaper, but still effective, when implemented. For this reason, this method is adopted in this research work.

2-Previous work

In this section a review of latest related work is summarized. In 1987, the researcher Roman P.Molla designed three systems for different algorithms to implement scan conversion for a straight line segment. The Digital Differential Analyzer (DDA) and Bresenham algorithms were designed using serial processing in addition to the implementation of the DDA algorithm using parallel processing. The research discussed the performance, cost and the error ratio for the three designed mentioned systems [18]. Andreas Schilling presented in 1991 a hardware realization of an algorithm for antialiasing. He mainly used PLA's in his design. The algorithm is based on subpixel mask look up table [11]. In 1993, Andreas Schilling and Wolfgang Straber introduced an algorithm that deals with hidden surface elimination problem at pixels level. The algorithm provided the solution of the aliasing problem resulted in the scan conversion operation. The hardware implementation was divided into three stages in order to apply the pipeline technique to improve the performance. The designed architecture costs 12000 gate and the chip has ability to produce 20 M
Ali: Anti-Aliased DDA

Molnar introduced in 1994 a classification of different architectures that implement the scan conversion operation using parallel processing. The architecture classification depends on the basic stages of the image generation operation. These stages are, fragmentation stage in which the scene is divided into a group of small parts to implement the scan conversion on them later. Assignment stage responsible for allocating parts of the scene to the parallel processing units. Defragmentation stage to collect the partial results and store them in the frame buffer. In 1996, C. Scott Ananian and Greg Humphreys suggested three different architectures to implement the ray tracing algorithm. The designed hardware includes two units. The first unit is responsible for the implementation of the scan conversion operation, the second unit is the ray casting unit. The paper discussed the performance and cost for the three designed architectures.

In 2004, P. Beaudoin and P. Poulin proposed a mechanism to compress the antialiasing buffer and limit the bandwidth requirements for hardware edge antialiasing. The presented method supports the usual OpenGL fragment-related functions. In 2004 also, Y. K. Liu et al presented an integer one-pass algorithm for voxel traversing along a line. The proposed approach is based on a modification of the well-known Bresenham algorithm. In 2005, M Golipour-Koujali investigated different problems when applying antialiasing to conic sections. D. Wang et al presented in 2006 an antialiasing method using a DSP-based display system for removing the undesired jaggies occurred in the line drawing. It is concluded in this paper that the application of antialiasing on color lines takes 60 times the time required without antialiasing.

3- Aliasing

The level of aliasing in a straight line segment generated by the DDA is a function of its orientation. When the line is horizontal or vertical, no aliasing appears and all the generated pixels are exactly located along the straight line. This means that the error value for each generated pixel is zero. This is also true when the slope of the line is +1 or -1. For all other cases, aliasing is produced as a function of two parameters. The first parameter is the DDA accumulating error, which is repeatable in nature. The second parameter is the slope or orientation of the line. In figure (1) a demonstration example of the aliasing along a single straight line segment is shown (up) with the corresponding error function (f) is shown down.

![Fig.(1) Aliasing example with accumulating error f](borrowed from reference [22])
Figure (2) Illustrates the aliasing with orientation. An examination of the figure shows that the nature of aliasing is repeatable 8 times through the angle value from zero to 360 degrees due to symmetry. In addition to variation with orientation or slope, aliasing nature is repeated also along the straight line segment itself while the slope is constant as mentioned before.

Figure (2) Aliasing versus orientation

To report how the straight line aliasing varies with the slope, a single accumulating RMS error value (LE) is defined and computed for each line segment considering the error of all its pixels. This is repeated for all lines of interest of a slope value between 0 and 1 (or angle between 0 to 45 degrees). The results are presented in figure (3).

![Figure (3) Line RMS error (per unit) as a function of angle](image)

Examination of figure (3) shows that the variations of LE are negligible around a measured nominal value 0.288 (per unit) through out the range except an abrupt increase of LE at certain angle values. At these values, listed in table (1), a relatively stronger level of aliasing is produced in particular.

Table (1) Special high-aliasing angles

<table>
<thead>
<tr>
<th>Angle (degree)</th>
<th>LE (RMS)</th>
<th>LE- increase (over 0.288)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>0.000</td>
<td></td>
</tr>
<tr>
<td>7.12</td>
<td>0.293</td>
<td>1.5 %</td>
</tr>
<tr>
<td>14.03</td>
<td>0.306</td>
<td>6 %</td>
</tr>
<tr>
<td>20.55</td>
<td>0.293</td>
<td>1.5 %</td>
</tr>
<tr>
<td>26.56</td>
<td>0.353</td>
<td>22 %</td>
</tr>
<tr>
<td>32.00</td>
<td>0.293</td>
<td>1.5 %</td>
</tr>
<tr>
<td>36.86</td>
<td>0.306</td>
<td>6 %</td>
</tr>
<tr>
<td>41.18</td>
<td>0.293</td>
<td>1.5 %</td>
</tr>
<tr>
<td>45.00</td>
<td>0.000</td>
<td>-</td>
</tr>
</tbody>
</table>
4- Pre-filtering

To reduce aliasing, the intensity of each affected pixel is computed using a convolution integral [22]. The intensity function is convolved with a proper sampling filter across the pixel area. This, in effect, produces a modified intensity value for each of those pixels partially covered by the image. Unfortunately, the evaluation of such integral is too expensive, in terms of the processing time, and moreover it is not easy to implement using microcomputers. Therefore, a simpler approach is to modify the intensity of each affected pixel according to the percentage coverage of its area by the image. This technique is used to modify Bresenham's algorithm when using a DDA to draw a single straight line segment on a raster display. The intensity function used for antialiasing is exponential which is symmetric around the origin and can be presented by the following equation:

$$I = \exp (-|kf|) \quad k = 2 \quad (1)$$

Where: "f" represents the error function of a value range (-0.5 to 0.5).

"I" represents the normalized intensity value (0 to 1).

Line segments with different slopes are shown before antialiasing and after with a value of "k" being 2 in figure (4).

![Figure(4) Lines with aliasing (up) and antialiasing (down)](image)

On the other hand different levels of antialiasing can be produced using different values of "k" (k = 2,4,6,8) as demonstrated in Figure(5).

![Figure(5) Different levels (a to d) of antialiasing](image)

Two other intensity functions, in addition to the exponential function, are also used for antialiasing but no significant differences are noticed. These functions are line function and cosine function which are given below.

$$I = 1 - |k f| \quad k = 1.264 \quad (2)$$
$$I = \cos (k f) \quad k = 2.388 \quad (3)$$

5- Hardware solution

In this section a hardware implementation using FPGA of the proposed antialiasing method is presented. A block diagram of the hardware designed unit is illustrated in figure (6). The line pixel calculation part is responsible for the scan conversion operation of a line segment defined by its two input vertices V1(X1,Y1) and V2(X2,Y2). The scan conversion operation begins when the start signal is set "ON". The address of the frame buffer is calculated for each pixel from its computed coordinate values (Xc,Yc) to load the intensity data at the right location. The intensity values of the color register are modified according to the error value to perform anti-aliasing. The lookup table contains discrete intensity function values for...
smoothing a straight line segment by modifying the intensity of its pixels. The color register content is multiplied by the output of the lookup table to adjust the intensity before being stored in the frame buffer (image memory). This is performed for each pixel produced by the line pixel calculation part.

The hardware unit is implemented using VHDL and synthesized using FPGA available on the kit-board Spartan-3E [23,24,25]. Figure (7) shows the simulation wave forms for an example executed by the implemented hardware unit. Table (2) shows the utilization resources of Spartan3 Kit that is used to implement the unit.
Figure (7) Example sample-waveforms

Where:
Star: start signal.
x1, y1 & x2, y2: the first and second vertices.
dx & dy: the coordinate difference.
e: the error.
erinlukup: the error address input to the lookup table.
eroutlukup: the error intensity function value output from the lookup table.
Red16 & Green16 & Blue16: the modified intensity 18 bit color.
Redo & Greeno & Blueo: the modified intensity 8bit color rounded-values.
xo, yo: the computed pixels x and y coordinates.

In figure(7) the inputs vertices are (0,0) and ( FF hex., 7F hex.). The scan conversion operation begins when the 'star' signal becomes "ON". The line pixels calculator computes the coordinate difference values dx (FF) and dy (7F) and then determines the greater coordinate difference to evaluate the error in a correct way. After that, from the value of the error the increment in x and increment in y coordinates are computed to determine all pixels between the two vertices and at each pixel a new value of the error is computed. In addition to that, the error is used to address the look up table after the required modification (the memory address must be positive integer value) to extract the intensity function value from the look up table.
for antialiasing. Each intensity or color value (Red, Green, Blue) is modified by multiplication with the value from the look up table to perform smoothing. However, the simulation first step values in figure (7) are calculated theoretically according to Bresenham's algorithm, for comparison, in the following steps:

dx = x2-x1 = 255 – 00 = 255 =FF hex.
dy = y2-y1 = 127 – 00 = 127 =7F hex.
e=2dy-dx = 2*127 – 255 = -1.
erinlukup= e+255 = 254.
eroutlukup= intensity function(erinlukup) =254.
Red16= Red * eroutlukup = 255 * 254 = 64770 = FD02 hex.
Green16= Blue16=Red16 = FD02 hex.
Redo= MSB of Red16 = FD hex.
Greeno= Blueo= Redo = FD hex.

Table(2) Resources utilization (for 64*64 Pixel, each pixel three byte)

<table>
<thead>
<tr>
<th>Type Resources(or Frequency )</th>
<th>Utilized Resources</th>
<th>Total Resources</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>195</td>
<td>1920</td>
<td>10%</td>
</tr>
<tr>
<td>Number of Slices Flip flops</td>
<td>75</td>
<td>3840</td>
<td>1%</td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>342</td>
<td>3840</td>
<td>8%</td>
</tr>
<tr>
<td>Number of Bounded IOBs</td>
<td>144</td>
<td>173</td>
<td>83%</td>
</tr>
<tr>
<td>Number of Block RAMS</td>
<td>7</td>
<td>12</td>
<td>% 58</td>
</tr>
<tr>
<td>Number of GCLKs</td>
<td>1</td>
<td>8</td>
<td>12%</td>
</tr>
<tr>
<td>Number of MULT18X18s</td>
<td>3</td>
<td>12</td>
<td>25%</td>
</tr>
<tr>
<td>Maximum Operating Frequency</td>
<td></td>
<td>112.007MHZ</td>
<td></td>
</tr>
</tbody>
</table>

6- Conclusions

The error produced by scan-converting any straight line segment to its displayable pixels is repeatable in nature and it is a strong function of its slope or orientation. The same pixel error values are produced whether using the DDA or Bresenham's algorithm. A variable level of antialiasing is feasible via only changing the value of one parameter (k) in the intensity function used for antialiasing. On the other hand, adopting a look up table form of function representation permits using any intensity function by just reprogramming the table with its discrete values. However, two main contributions in the field of antialiasing in computer graphics can be concluded out of this paper:
1-The novel analysis of the pixel error presented in figure (3) and table (1).
2-The simple and flexible design and of the proposed method using FPGA.

References

The work was carried out at the college of Engg. University of Mosul