DESIGN OF A HARDWARE TWO-LAYER PERCEPTRON NEURAL NETWORK USING FIELD PROGRAMMABLE GATE ARRAYS (FPGAS) FOR SPEECH RECOGNITION

Ahmad Kussay Kayali* Maan Mohamad Shikr ** Mazin Rejab Khalil**

Abstract:

Multi-layer perceptron neural networks (MLPNN) have been used in many applications in science and engineering. Real time applications necessitate the hardware implementation of MLPNN. This paper introduces a method to design a two-layer perceptron neural network using field programmable gate arrays (FPGAs). The different modules composing the system are designed using very high speed description language (VHDL) and assembled hierarchically. Fixed point numbers format is used to avoid data width inflation due to successive multiplications and additions. Piece wise second-order approximation of the sigmoid function is adopted. Xilinx ISE 9.2i software was used to develop and simulate the VHDL modules. The designed neural network is configured on Xilinx Spartan 3e starter kit, its functionality is tested by applying it as a discriminating unit in a certain speech recognition system.

Introduction:

Artificial neural networks (ANNs) have been mostly implemented in software. This has benefits since the user need not know the inner operations of neural network elements, but
concentrates only on its application. In real time application of software-based ANNs, the execution is slower compared with hardware-based ANNs. Also the increasing demands for real time operation in the wide range fields of ANNs applications necessitated the search for high performance implementation that meets the computational requirements of the ANNs. Field programmable gate arrays (FPGAs) provide a suitable implementation platform for this type of performance due to its high flexibility and adaptability with the system design requirements[1].

Very high speed hardware description language (VHDL) is widely used in designing systems modules as a tool suite to facilitate FPGAs systems design.

Table.1 exhibits a previously performed works to design two types of the most outstanding neural networks. The type of the neural network, the number of the layers, the number of neurons and the type of the application which depends mainly on the resources of the available FPGAs slice. The discrimination capability of the neural networks that are used in speech recognition depends on the number of the features that are used to characterize each spoken syllable, therefore the more is the number of layers and neurons, the better is the recognition efficiency.

The target of the research is to design a two-layer perceptron neural network with the following conditions:
- It consists of 32 neurons in the input layer, 15 neurons in the hidden layer and 7 neurons in the output layer to cope with high discrimination capability.
- The designed network is to be configured on FPGAs slice of Spartan 3e kit, a special attention should be paid to the resources available in the slice.
- To accommodate with the resources available in the FPGAs slice the architecture must be performed in serial mode in stead of parallel mode and internal block Random Access Memory(BRAM) will be used in stead of external Static Random Access Memory(SRAM).
- The performance of the configured neural network is to be tested by applying it as a discriminating part in a certain speech recognition system.

The design procedure implies partitioning the two layers MLP into several modules that are connected hierarchically to construct the network.

<table>
<thead>
<tr>
<th>Reference Number</th>
<th>Type of Neural Network</th>
<th>Number of Layers</th>
<th>Number of Neurons</th>
<th>Activation Function</th>
<th>Storage Element</th>
<th>Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>two-layer perceptron (parallel MLP)</td>
<td>2</td>
<td>22-24-9</td>
<td>tan-sigmoid</td>
<td>look up tables</td>
<td>speech recognition</td>
</tr>
<tr>
<td>2</td>
<td>two-layer perceptron (serial)</td>
<td>2</td>
<td>2-3-1</td>
<td>tan-sigmoid</td>
<td>look up tables</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>kohenen</td>
<td>two dimensional</td>
<td>2 × 32</td>
<td>neighborhood function</td>
<td>SRAM</td>
<td>speech recognition</td>
</tr>
<tr>
<td>4</td>
<td>kohenen</td>
<td>two dimensional</td>
<td>25 × 64</td>
<td>neighborhood function</td>
<td>SRAM</td>
<td>speech recognition</td>
</tr>
<tr>
<td>5</td>
<td>kohenen</td>
<td>two dimensional</td>
<td>20 × 20</td>
<td>neighborhood function</td>
<td>SRAM</td>
<td>speech recognition</td>
</tr>
<tr>
<td>suggested work</td>
<td>two-layer perceptron</td>
<td>2</td>
<td>32 × 15 × 7</td>
<td>log – sigmoid</td>
<td>block ram</td>
<td>speech recognition</td>
</tr>
</tbody>
</table>

**Multi-layer perceptron neural network (MLPNN)**

The multi-layer perceptron is a feed forward neural network with several layers; the input layer which is simply an input vector, some hidden layers and an output layer. The architecture of the suggested two-layer MLPNN is shown in figure (1).[1].
The computation of the output of each layer is given by the following equations [6].

\[
y_1(i) = f_1(b_1(i) + \sum_{j=1}^{30} W_{11}(i,j)x(j)) \quad (1)
\]

\[
y_2(k) = f_2(b_2(k) + \sum_{j=4}^{15} W_{12}(k,j)y_1(j)) \quad (2)
\]

Where:

- \( f_2, f_1 \) are log-sigmoid functions
- \( i = 1, 2 \ldots 15 \)
- \( k = 1, 2 \ldots 7 \)

The configuration shown in figure (1) can be used to discriminate a spoken syllable in speech recognition systems where the input vector (X) represents the features of the spoken syllables, each syllable is characterized by (30) features. The neural network is designed to discriminate seven syllables, each syllable is to be uttered five times, therefore the vector (X) can be repeated 35 times or described in the form of (30*35), 35 columns, each column contains 30 features of a syllable. The features representing a spoken syllable can be obtained using wavelet packet decomposition (WPD) or discrete wavelet transform of the spoken syllable signal [7,8].

According to [9] a software speech recognition system is constructed where each spoken syllable is analyzed using WPD to obtain its features, software two-layer MLP is built and trained on the extracted features. The resulting weights of the two layers are applied on equations (1) and (2) for the purpose of discrimination.

**Hardware Implementation of MLPNN:**

The hardware implementation of the two-layer perceptron neural network whose architecture is shown in figure (1) depends mainly on realizing equations (1) and (2) to be mapped on the field programmable gate arrays (FPGAs). Figure (2) shows the block diagram of the hardware implementation procedure and the modules composing the system. Each layer consists of RAM, Rom, multipliers, accumulator, log-sigmoid activation function and controller modules.

RAM1 is a random access memory that is used to write the features of the spoken syllable under test, it stores 32 items; (30) items represent the features and the thirty-first item is given a value of one to be multiplied with the bias (b) and the thirty second item is given a value of zero to coincide with the time of the accumulator reset pulse in order not to lose any information when resetting the accumulator.
Rom1 is a read only memory that is used to store the weights of the first layer $W_{11}$ whose size is $(15 \times 32)$. The number (15) represents the number of the first layer output nodes. The number 32 represents 30 weights value, bias value for each node and zero value to accommodate with accumulator resetting, the bias is considered here as a weight with input node having a value of (1).

Figure (2): flowchart of a two-layer perceptron neural network hardware implementation on FPGAs.

The multiplier and accumulator modules perform the multiplication and accumulation operations of equation (1) row by row. At the end of each row(30th column) the accumulator output must be written on the accumulator RAM (acum-ram) module, this must occur at pulse
number 31, then the accumulator is reset at pulse number 32 in order to start the operation on the 2\textsuperscript{nd} row of $W_{11}$, and so on for the fifteen rows.

Controller module provides the write pulse at clock (31) and reset pulse at clock (32) to enable the writing process of the acum-ram module and resetting the accumulator.

The log-sigmoid activation function module is used to perform the log-sigmoid computation, it takes 8 clocks for each accumulator output, therefore; controller 2 provides a write pulse each 8 clocks to the RAM2 module to enable it to write the activation function output. Controller 2 is activated once the log-sigmoid module start computation. The same discussion applies for the 2\textsuperscript{nd} layer.

An important consideration for implementing an ANN on FPGAs is the arithmetic representation format, the successive multiplication and addition operations causes an inflation in the bit width of each number i.e. multiplying two numbers each with 32 bits will result in 64 bits number; therefore, fixed point numbers with 32 bits is used. The format of the 32 bits fixed point numbers is shown in figure (3). Truncation to 32 bits is performed after each multiplication process.

<table>
<thead>
<tr>
<th>1 bit</th>
<th>8 bits</th>
<th>23 bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>signbit</td>
<td>integerpart</td>
<td>fractionalpart</td>
</tr>
</tbody>
</table>

Figure (3) The format of 32 bits fixed point numbers

Each module shown in figure (2) is designed using VHDL language[10]. The RTL schematic diagram for the main modules will be demonstrated step by step throughout the research.

1-Random Access Memory (RAM) Module

The input samples (x), the results of the accumulations and the results of log-sigmoid calculations need to be stored in storage elements such as random access memories. As the processing speed is an essential factor, a dual port RAM is designed, such that memory read operation can be arranged to be a number of clocks (it can be one clock) behind the write operation. Five types of dual port RAM modules were designed and used in the system as shown in table (2).

<table>
<thead>
<tr>
<th>RAM title</th>
<th>Dimension row x column</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAM1</td>
<td>32 x 1</td>
<td>store the input samples</td>
</tr>
<tr>
<td>acum-ram1</td>
<td>15 x 1</td>
<td>store the results of the 1\textsuperscript{st} layer accumulations</td>
</tr>
<tr>
<td>RAM2</td>
<td>17 x 1</td>
<td>store the results of the 1\textsuperscript{st} layer log-sigmoid computations</td>
</tr>
<tr>
<td>acum-ram2</td>
<td>7 x 1</td>
<td>store the results of the 2\textsuperscript{nd} layer accumulations</td>
</tr>
<tr>
<td>output RAM</td>
<td>7 x 1</td>
<td>2\textsuperscript{nd} layer log-sigmoid computations</td>
</tr>
</tbody>
</table>

Figure (4) shows the register transfer logic (RTL) schematic diagram of a dual port RAM (acum-ram) as a sample of the designed RAMs, with a capacity of (16 sample $\times$ 64bits).
Figure (4): RTL schematic diagram of dual RAM (acum-ram)

Table (3) presents the pin description of the RAM module.

<table>
<thead>
<tr>
<th>I/O Pin</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WEA</td>
<td>Active high input</td>
<td>Write enable (port A)</td>
</tr>
<tr>
<td>ENA/ENB</td>
<td>Active high input</td>
<td>RAM enable (port A/port B)</td>
</tr>
<tr>
<td>ADDR A</td>
<td>4 bits input</td>
<td>Write address</td>
</tr>
<tr>
<td>ADDR B</td>
<td>4 bits input</td>
<td>Read address</td>
</tr>
<tr>
<td>CLKA</td>
<td>Falling Edge clock</td>
<td>Write clock</td>
</tr>
<tr>
<td>CLK B</td>
<td>Falling Edge clock</td>
<td>Read clock</td>
</tr>
<tr>
<td>DIA</td>
<td>64 bits input</td>
<td>Data input</td>
</tr>
<tr>
<td>DOB</td>
<td>64 bits output</td>
<td>Data output</td>
</tr>
</tbody>
</table>

Figure (5): RTL schematic diagram of the write and read counters connected to the memory addra and addr b respectively

Figure (5) demonstrates the connection of write address counter (wadd-counter) and the read
address counter (rdadd-counter) to the (addra) and (addrb) ports of the memory. Table(4)
shows the pin description of the address counters.

<table>
<thead>
<tr>
<th>I/O Pin</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wce</td>
<td>Enable</td>
<td>Active high write address counter enable signal</td>
</tr>
<tr>
<td>rce</td>
<td>Enable</td>
<td>Active high read address counter enable signal</td>
</tr>
<tr>
<td>CLKC</td>
<td>Clka, Clkb</td>
<td>Write / read address counters clock</td>
</tr>
</tbody>
</table>

2 Read only Memory (Rom) Module:
The designed system employed two Rom modules. The 1st module (Rom1) was used to store the weights and biases of the 1st layer (15 rows × 32columns). The 2nd layer Rom module (Rom2) was used to store the weights and biases of the 2nd layer (7 rows × 17 columns). The design of the Rom module is similar to the design of the RAM module except that the Rom module need only read address counter, as the module is used to read data only.

3 Log-Sigmoid Module
The common activation function is the sigmoid function described by equation [7].
\[ f_i = \frac{1}{1 + e^{-x}} \] (3)

A straight forward sigmoid implementation requires a lot of area; therefore, approximation is the only practical solution in digital ANNs. A second order approximation scheme that requires two adders, two multipliers and comparators is characterized by the following equations [11].
\[ f_i = 2^{-1} * (1 - 2^{-2} * x) \text{ for } -4 \leq x < 0 \] (4)
\[ f_i = 1 - 2^{-1} * (1 - 2^{-2} * x) \text{ for } 0 \leq x \leq 4 \] (5)
\[ f_i = o \text{ for } x < -4 \] (6)
\[ f_i = 1 \text{ for } x > 4 \] (7)
The log-sigmoid unit takes 8 system clock pulses to perform sigmoid calculations. Figure (6) displays the RTL schematic diagram of the log-sigmoid module.

System Hierarchy:
The two-layer perceptron neural network is constructed hierarchically by designing each module individually using VHDL language, testing its performance using Xilinx ise simulator and connecting it with other modules.

The following figures represent the RTL schematic diagram that results from synthesizing and hierarchically building the successive modules. Figure (7) displays the RTL schematic diagram of RAM1, Rom1 and the multiplier modules with their connection to perform the multiplication of the input vector with the 1st-layer weight vector.

Figure (8) demonstrates the accumulator module whose input (acum-in) is the output signal of the multiplier, therefore; its bit width is 64 bits.

The output of the accumulator is stored in a RAM module (acum-ram) as shown in figure (5).

Figure (9) presents the structure of the 1st layer where the Mc-unit implies the Rom1, RAM1, multiplier and the accumulator of the 1st layer. The output of the accumulator is introduced to the acum-ram unit to be stored there and to be fed to the log-sigmoid unit.
comp2. the counter-nor unit is used to generate two pulses, count-30 and count-31. the count-30 pulse is used to drive the clock input (clka) of the address write counter, it appears once each 31 system clock pulses and used to

write the output of the accumulator to the memory after completing the multiplication and accumulation process of each weight matrix row.

Count-31 pulse is a pulse that appears once each 32 system clock pulses and used to reset the accumulator to start new row.

Counter-sig unit is used to generate a pulse per eight system clock pulses (count-9), it is used to enable reading the data from the memory (enable b port) once each 8 system clocks.

Both counter-nor and counter-sig units are composed of a counter, comparator and gates (NOR, AND gates) as shown in figure (10).

Figure (9): RTL schematic diagram of the 1st layer.

Figure (10): RTL schematic diagram of counter-sig unit.

Figure (11) displays the RTL schematic structure of the two-layer perceptron neural network where lyr1 unit implies all the modules of the 1st layer, lyr2 unit implies all the modules of the 2nd layer, output ram unit is a RAM module to store the final discrimination result. Counter-sigm12 module is used to act as comp2 unit and finally the write counter unit is to supply the output ram unit a write clock pulse (clka). The modules in the 2nd layer are
similar to those in the 1st layer except their capacities which are shown in figure (2).

Figure (11): The RTL schematic diagram of the two-layer perceptron neural network.

Practical Results:

In order to test the functionality of the designed network, the features of (7) spoken syllables with the weights of the 1st and 2nd layers (W_{11}, W_{12}) are obtained from running a specific programs prepared for this purpose using matlab software[9]. The obtained results are as following. Figure (12): shows the weights W_{11}, W_{21} stored in Rom1 and Rom2 respectively.
2. Figure (13): demonstrates the control signals of the system.

The memories (RAM1, acum-ram) write / read enables (ena, enb, enablea, enableb respectively), count-30 (X30), count-31 (Reset), accumulator enable (acum-en) and system clock (clk) signals besides the input-da signal at the top which represents the input vector (features) are shown.

3. Figure (14): displays the output of Rom1 (data-rom), RAM1 (output-d), the result of their multiplications (mult-out) and the result of accumulation that is stored in acum-ram (input-da) at the middle of the figure.

4. Figure (15): presents the timing of the control signals, X30 and resets, where X30 is used to hunt the last term of the 1st row accumulation (FFFFE3 F52 AB21EF1) and store it in the acum-ram module. The reset signal is next to the X30 signal and resets the accumulator. The
count-int signal represents the number of items in each row of the weight matrix that are stored in Rom1 (0-31), the last item in each row is zero in order not to lose data during the accumulator reset process.

5. Figure (16): shows the contents of acum-ram module which represents the hunted outputs of the accumulator at the end of each accumulation process. This is shown by the signal (output-d) in the upper part of the figure.

6. Figures (17)&(18): demonstrate the output of the log-sigmoid units. The signal XS9 is the output of the control unit counter-sig, it is used as clock signal to the acum-ram address read counter to read the data (signal X55) from the memory and feed it to the log-sigmoid unit. After 8 clocks as shown in the signal count-int[3:0]; the output of the log sigmoid unit appears as shown in the signal output1.
7. Figure (19): presents the result of the discrimination process performed by the designed network. adddrbo signal is the address of the output memory module (output ram). The signal Vr-output represents the output value stored in each memory location, it is (0100000) which represents the recognition of the 2nd syllable out of the 7 syllables.

8. The above mentioned results showed that the designed neural network when trained for the features of seven syllables, it can recognize any of them, if the input to the network is the feature of that syllable. The test input that was fed to the network was the features of the 2nd syllable, therefore the discrimination result was (0100000). Table (5) shows the real time discrimination results for each spoken syllable.

<table>
<thead>
<tr>
<th>Spoken Syllable</th>
<th>Target</th>
<th>Real time discrimination output</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Move</td>
<td>0000001</td>
<td>0000001</td>
</tr>
<tr>
<td>2. Forward</td>
<td>0000010</td>
<td>0000010</td>
</tr>
<tr>
<td>3. Backward</td>
<td>0000100</td>
<td>0000100</td>
</tr>
</tbody>
</table>
Conclusions:

The field programmable gate arrays provided a suitable environment for implementing MLPNN, since the number of neurons, layers and interconnections can be varied dynamically. A hierarchical design of a feed forward two-layer perceptron neural network is presented to be configured on a field programmable arrays (FPGAs) slice type spartan 3e. On the basis of experimental results the following conclusions are inferred:
1. The designed network can be applied in real time recognition systems.
2. Reasonable consumption of the available resources can be taken into consideration throughout the design steps by selecting the best algorithm for approximating the activation sigmoid function in addition to using a dual port random access memories.
3. Fixed point as well as floating point numbers are the best solution for preventing data width inflation throughout successive mathematical operations.
4. Using hierarchical design structure in implementing FPGAs based systems facilitates the debugging and verification of the system performance.

References: