

Design Band Energy diagram of SnO₂/CdS-CdTe Thin Film Heterojunction Using *I-V* and *C-V* Measurements

Rasha A. Abdullah

Education College, University of Tikreet, Salahedden, +964, Iraq

Mohammed. A. Razooqi

Education College, University of Tikreet, Salahedden, +964, Iraq

Nada M. Saeed

Education College, University of Tikreet, Salahedden, +964, Iraq

Email: nadaalkhanchi@yahoo.com

ABSTRACT

SnO₂/CdS-CdTe heterojunction has been fabricated by thermal evaporation technique, 0.05 μm thicknesses of SnO₂ nanostructure was evaporated as thin layer to be used as an antireflection and as transparent conducting oxide. The prepared cell has been annealed at 573K for 180 minutes. The general morphology of SnO₂ films was imaged by using Atomic Force Microscope (AFM), the image shows that the average grain size of the prepared film is constructed from nanostructure of dimensions in order of 72 nm. **There are two wide peaks were presents at the x-ray pattern which were refers to SnO₂ and** is in agreement with the literature of American Standard of Testing Materials (ASTM).

The capacitance- voltage a measurement has studied at 10² Hz frequency, the capacitance- voltage measurements indicated that these cells are abrupt. The capacitance- voltage at zero bias, built in voltage, zero bias depletion region width and the carrier concentration have been calculated. The carrier transport mechanism for SnO₂/CdS-CdTe heterojunction in dark is tunneling – recombination. The value of ideality factor is 1.56 and the reverse saturation current is 9.6×10⁻¹⁰A. Band energy lineup for SnO₂/ n-CdS-p-CdTe heterojunction has been investigated by using *I-V* and *C-V* measurements.

Key words: n-CdS-p-CdTe Heterojunction; C-V Measurements; I-V Measurements; Energy Band Diagram.

رسم مخطط الطاقة للمفروق الهجين للغشاء SnO₂/CdS-CdTe الرقيق باستخدام قياسات تيار – جهد و سعة – جهد

الخلاصة

تم تحضير المفروق الهجيني SnO₂/CdS-CdTe بتقنية التبخير الفراغي الحراري، واستعمل غشاء من SnO₂ ذو التركيب النانوي المحضر بسلك 0.05 μm كطبقة شفافة ضد الانعكاسية، ثم تم تلدين المفروق المحضر بدرجة 573 مئوية ولمدة 180 دقيقة. تم فحص تركيب غشاء SnO₂ باستخدام المجهر الالكتروني (AFM)، وقد تبين بان الغشاء ذو تركيب نانوي بمعدل للحجم البلوري

72 نانومتر. ومن تحليل لنتائج فحوصات حيود الأشعة السينية تبين بالشكل عن وجود قمتين واسعة تشير للمادة المحضرة طبقاً للمقاييس الأمريكية لفحوصات المواد (ASTM). تم دراسة قياسات سعة – جهد عند تردد 100 هرتز، وقد أشارت هذه القياسات إلى أن تلك المفارق هي من النوع الحاد. وقد وجد أن قيمة السعة عند الانحياز الصفري و جهد البناء الداخلي قد تناقصا بعد عملية التلدين. بينما يزداد عرض منطقة النظوب للانحياز الصفري وتركيز الحاملات مع عملية التلدين. وكانت ميكانيكية انتقال الحاملات للمفرق الهجيني عند الظلام هي أنفاق-إعادة اتحاد. وكانت قيمة عامل المثالية 1.56 و تيار الأشباع هي $10 \times 9.6 \mu\text{A}$ أمبير. وتم أيضاً دراسة مخطط حزمة الطاقة عن طريق قياسات تيار – جهد و سعة – جهد.

INTRODUCTION

CdS/CdTe thin-film photovoltaic (PV) technology plays a key role in today's fast growing photovoltaic industry [1]. Details about processing conditions like maximum processing temperatures are not known [2]. By the use of low growth temperatures not only production cost and energy payback time can be reduced, but also thermally sensitive substrates like polyimide film can be used [2]. CdTe, in the form of a compound, is stable in air and has no toxicity to the environment [3]. The material cost is relatively low compared to other solar cells, such as the Si based crystalline solar cell, which is currently dominating the solar cell market [3]. CdTe has been recognized as an attractive photovoltaic material because of its direct band gap (E_g) around 1.5 eV, which is near the optimal value for p-n devices. The absorber thickness in commercial CdS/CdTe PVs is in the range of 5-10 μm [4]. CdTe thickness could be as small as 1 μm to absorb about 90% of incident solar light [4]. Cadmium sulfide (CdS) belonging to the II-VI group is one of the promising materials for optoelectronic devices [5]. Capacitance vs. voltage is one of the most important techniques for the device characterization. This technique, together with the current–voltage measurements permit to study the transport mechanism in the heterostructure and the basic physical parameters and junction features. The gained information is essential for understanding the photovoltaic loss mechanism, thus to improve the PV-device performance to get higher efficiencies [6]. In this article, it is reported a study of capacitance voltage characteristics and study the current voltage characteristics of thermally deposited CdS/CdTe heterojunctions, the band discontinuity and the interface charge density, which are obtained.

EXPERIMENTAL WORK

SnO₂/CdS-CdTe heterojunctions were produced via thermal evaporation technique. Corning glass used as a substrate, coated by Au of 0.05 μm thickness as back contact. p-CdTe layer with thickness of about $1.2 \pm 0.05 \mu\text{m}$ evaporating on Au back contact layer, and then n-CdS layer with thickness of about $0.2 \pm 0.05 \mu\text{m}$ evaporating on CdTe layer. Then nanostructure SnO₂ of 0.05 μm thicknesses was evaporated as thin layer to be used as an antireflection coating and as transparent conducting oxide, finally Al of 0.05 μm thicknesses as an electrode. The films have been deposited at substrate temperature $373 \pm 5 \text{ K}$. All materials have 99.999% purity. The thicknesses of the prepared films were measured using Fizeu method. The contacts of CdS on CdTe have been prepared in a sandwich configuration between Al and Au electrodes. The basic structure of the prepared heterojunction is shown in Figure (1). The Edward E306A coating system was used for all

deposition processes, under pressure of about 10⁻⁶ mbar, the prepared CdS/CdTe heterojunctions annealed at 573 ± 5 K 180 minutes under vacuum of 30 mbar. Keithley 616 digital electrometer has been used to measure the resistance of CdTe films. Capacitance-voltage (C-V) measurements under reverse bias voltage between zero to 1 volt with frequency of 10² Hz have been carried for CdS/CdTe heterojunction by HP-2RC unit model 4274A and 4275A multifrequency LCR meter. Current-voltage (I-V) measurements at the forward and reverse bias in dark, in addition to forward current measured at different ambient temperatures around room temperature of CdS/CdTe heterojunction were done by Keithley digital electrometer 616 and D.C. power supply.

RESULTS AND DISCUSSIONS

C-V Characteristics for SnO₂/CdS-CdTe heterojunction

Mott-Shottky plot (C⁻² vs. V) for SnO₂/CdS-CdTe heterojunction is shown in Figure (2), the plots reveal straight line relationships which mean that the junction was an abrupt type [7]. The capacitance (C) strongly depends on the applied bias and the slope of C⁻² plot junction capacitance. In this case, it can be said that the Au/CdTe contact is well formed. Similar results have been found by Jun et al [8]. The depletion layer width (W) is defined as [7]:

$$W = \left(\frac{2\epsilon_1\epsilon_2(V_{bi} - V_a)(V_A - V_D)^2}{qN_DN_A(\epsilon_1N_D - \epsilon_2N_A)} \right)^{1/2} \quad \dots (1)$$

Where ϵ_1 and ϵ_2 are the dielectric constants for n- and p-types semiconductor respectively, V_{bi} and V_a are the built-in and applied voltages respectively, q is the electron charge, N_D and N_A are the donor and acceptor concentration respectively. The doping concentration can be calculated from the following relation [7]:

$$C^{-2} = \left(\frac{2(\epsilon_1V_A - \epsilon_2V_D)^2}{qA^2N_DN_A\epsilon_1\epsilon_2} \right)^{1/2} (V_{bi} - V_a) \quad \dots (2)$$

Where A is area of junction.

The intercept of the line that results from plotting between C⁻² as a function of reverse bias represents the built-in potential and the carrier concentration can be calculated from the slope of this line from equation 3, the V_{bi} value is 0.92. The higher value of V_{bi} may be attributed to the midgap states that act as recombination centers that may arise either from states created as a result of junction fabrication or lattice mismatch between CdTe and CdS [9]. The capacitance measurement relies on the fact that the width (W) of the space-charge region (SCR) of a semiconductor device junction changes with applied voltage. The value of depletion region width for SnO₂/CdS-CdTe cells is 0.43 μm. The acceptor concentration of SnO₂/CdS-CdTe heterojunction is 0.61 × 10¹⁶ (cm⁻³). The values of doping concentration suggests that the SnO₂/CdS-CdTe interface is n⁺p type, elsewhere, we have shown that in the case of n⁺p type junction, recombination in the absorber space charge layer dominates over interface recombination [10].

The surface morphology of SnO₂

The general morphology of SnO₂ films was imaged by using Atomic Force Microscope (AFM), the image shows that the average grain size of the prepared film is constructed from nanostructure of dimensions in order of 72nm, as shown in Figure (3).

X-ray patterns of the nanostructure SnO₂

The X-ray diffraction of SnO₂ thin layer was obtained at two theta from 20° to 60° glancing angle; there are two wide peaks present at x-ray pattern, as shown in Figure (4). The result is in agreement with the literature of American Standard of Testing Materials (ASTM), as listed in Table (1), the highest peak observed at 2θ equal 26.847°.

I-V Characteristics for SnO₂/CdS-CdTe heterojunction

Figure (5) shows the I-V Characteristic at dark of SnO₂/CdS-CdTe heterojunction. In general, the I-V characteristics for the SnO₂/CdS-CdTe heterojunction at forward bias voltage show that the forward current consists of two regions; the first region represents recombination currents while the second represents the tunneling currents [11]. The carrier transport mechanism for this case is of a tunneling–recombination type, in coherence with Alnajjar et al [9]. The reverse saturation current was calculated from the intercept of the straight line with the current axis at zero voltage bias. The value of reverse saturation current is 9.6×10⁻¹⁰A. This result is in agreement with Alnajjar et al [9]. The ideality factor (β) can be calculated from the following relationship [7]:

$$b = \frac{q}{k_B T} \frac{V_F}{\ln\left(\frac{I_F}{I_S}\right)} \quad \dots (3)$$

Where V_F is the forward bias voltage, I_F and I_S are the forward bias and the saturation currents respectively, β can be calculated by applying equation 4 to the first region of the upper curve. The value of ideality factor t is 1.58, similar result have found by Huijin et al [12].

Band energy diagram of SnO₂/CdS-CdTe solar cell

The values of energy gaps of CdS (E_{g1}) is near 2.4 eV [13] and of CdTe (E_{g2}) is 1.44 eV [14]. heterojunction has been investigated by using I-V and C-V measurements [15]. I-V measurements under forward bias in the temperatures range (291 -301) K. The measurements were taken at low voltages to cancel the role of the tunneling effect. We can observe that the I_S decreases with decreasing temperature due to resistance increase. Figure 6 shows the dependence of the I_S on the 10³/T, from the slope of this figure the value of valence band offset (ΔE_v) can be deduced and by using the following equation [11]:

$$I_S = \exp\left(\frac{-q(V_D - \Delta E_v)}{k_B T}\right) \quad \dots (4)$$

The value of ΔE_v which is calculated from the previous relation equals to 0.40 eV. The total built-in voltage (V_{bi}) is 0.92 eV, which is due to difference in work functions (ϕ) and it is equal to the sum of built-in voltages on both sides [11], therefore we can calculate the value of conduction band offset (ΔE_c) is 0.56 eV, which calculated from the following equation [16]:

$$\Delta E_C - \Delta E_V = E_{g1} - E_{g2} \quad \dots (5)$$

The position of fermi level (E_F) in the two other side of heterojunction can be calculated by using the following equations [16]:

$$E_C - E_F = k_B T \ln \left(\frac{N_C}{N_D} \right) \quad \dots (6)$$

$$E_F - E_V = k_B T \ln \left(\frac{N_V}{N_A} \right) \quad \dots (7)$$

Where N_C and N_V are the density of states concentrations of electrons (in conduction band) and holes (valance band) respectively. The values of ($E_C - E_F$) and ($E_F - E_V$) are found to be equal 0.49 and 0.53 eV respectively. The band lineup model of SnO₂/ n-CdS/p-CdTe heterojunction was constructed depending on the yield of our data, as shown in Figure (7). Where subscripts 1 and 2 in Figure (5) correspond to CdS and CdTe respectively, and χ is the electron affinity.




Figure (1) the typical structure of typical CdTe/CdS heterojunction.




Figure (2) Mott- Shcottky plot and C-V curves SnO₂/CdS-CdTe heterojunction.




Figure (3) The Surface Morphology of SnO₂ film (taken from Atomic Force Microscope); the average grain size = 72 nm.




Figure (4) the X-ray diffraction pattern of SnO₂ thin film.

Table (1) the value of d for all peaks of SnO₂ thin film from X-Ray pattern.

(hkl)	(2 θ) Degree	(2 θ) ASTM Degree	d (XRD) (Å)	d (ASTM) (Å)
(110)	26.698	26.578	3.336	3.351
(101)	33.789	33.772	2.650	2.652
(211)	51.677	51.757	1.767	1.765




Figure (5) I-V characteristics (forward and reverse bias voltage) at dark for annealed SnO₂/CdS-CdTe heterojunction.




Figure (6) Saturation current vs. $10^3/T$ for a SnO₂/CdS-CdTe heterojunction.




Figure (7) Equilibrium energy band (band line up) diagram of SnO₂/ n-CdS/p-CdTe heterojunction.

CONCLUSIONS

The prepared SnO₂/CdS-CdTe heterojunctions are abrupt. The Au/CdTe contact well formed. The depletion region widths, built in voltage, capacitance, and carrier concentration have been calculated. The values of doping concentration suggest that the SnO₂/CdS-CdTe interface is n⁺p type. The carrier transport mechanism is tunneling – recombination. We based on our results to modified band energy diagram which has already been proposed based on the analysis of electrical measurement.

REFERENCES

- [1]. Lin H., Irfan, Xia W., Wu H.N., Gao Y., Tang C.W. MoO_x back contact for CdS/CdTe thin film solar cells: Preparation, device characteristics and stability. *Solar Energy Materials & Solar Cells* 2012;99:349–355.
- [2]. Kranz L., Perrenoud J., Pianezzi F., Gretener C., Rossbach P., Buecheler S., Tiwari A.N. Effect of Sodium on recrystallization and photovoltaic properties of CdTe solar cells. *Solar Energy Materials & Solar Cells* 2012;105:213–219.
- [3]. Bai Z. and Wang D. Oxidation of CdTe thin film in air coated with and without a CdCl₂ layer. *Phys. Status Solidi A* 2012;209: 1982–1987.
- [4]. Li B., Liu J., Xu G., Lu R., Feng L., and Wu J. Development of pulsed laser deposition for CdS/CdTe thin film solar cells. *Applied Physics Letters* 2012;101:153903-1-153903-4.
- [5]. Mohammed W.F., Daoud O. and Al-Tikriti M. Power conversion enhancement of CdS/CdTe solar cell interconnected with tunnel diode. *Circuits and Systems* 2012;3:230-237.
- [6]. Castillo-Alvarado F.L., Inoue-Chávez A.J., Vigil-Galán O., Sánchez-Mez E., López-Chávez E. and Contreras-Puente G. C–V calculations in CdS/CdTe thin films solar cells. *Thin Solid Films* 2010;518:1796–1798.
- [7]. Milnes A.G. and Feucht D.L. Heterojunctions and metal-semiconductor junctions. London: Academic press; 1972.
- [8]. Yun J.H., Kim K.H., Lee D.Y. and Ahn B.T. Contact formation using Cu₂Te as Cu doping source and electrode in CdTe. *Solar Energy Materials & Solar Cells* 2003;75:201-210.
- [9]. Alnajjar A.A., Alias M.F.A., Almatuk R.A. and Al-Douri A.A. The characteristic of anisotype CdS/CdTe heterojunction. *J. Renewable Energy* 2009;34:2160-2163.
- [10]. Green M.A. Solar cells; operating principles, technology and system applications. New Jersey: Prince-Hall Inc; 1982.
- [11]. Sharma B.L. and Purohit R.K. Semiconductor heterojunction. New York: Pergamon Press; 1974.
- [12]. Huijin S., Xiaoli W., Jiagui Z., Qiang Y. Study of CuTe polycrystalline thin films for CdTe solar cells. 2010 Asia-Pacific Power and Energy Engineering Conference, IEEE; 2010.
- [13]. Senthamilselvi V., Ravichandran K. and Saravanakumar K. Influence of immersion cycles on the stoichiometry of CdS films deposited by SILAR technique. *Journal of Physics and Chemistry of Solids* 2013;74:65–69.
- [14]. Shaaban E.R., Afify N. and El-Taher A. Effect of film thickness on microstructural parameters and optical constants of CdTe thin films. *Journal of Alloys and Compounds* 2009;482:400-404.
- [15]. Fritsche J., Kraft D., Thissen A., Mayer Th., Klien A. and Jaegermann W. Interface engineering of chalcogenide semiconductors in thin film solar cells: CdTe as an example. *Mat. Res. Soc. Symp. Prcc.* 2001;668:H6.6.1-H6.6.12.
- [16]. Sze S.M. Physics of semiconductor devices. 5th ed, New York: John Wiley and Sons; 2007.