

**Walaa MH. Khalaf**

Computer Engineering  
Department. College of  
Engineering, Mustansiriyah  
University Baghdad, Iraq.  
[w.khalaf@uomustansiriyah.edu.iq](mailto:w.khalaf@uomustansiriyah.edu.iq)

**Dhafer Zaghar**

Computer Engineering  
Department. College of  
Engineering Mustansiriyah  
University Baghdad, Iraq.

**Kadhun Al-majdi**

Computer Engineering  
Department. College of  
Engineering Mustansiriyah  
University, Baghdad, Iraq.

Received on: 29/09/2018  
Accepted on: 24/01/2019  
Published online: 25/03/2019

## Design of n-Bit Adder without Applying Binary to Quaternary Conversion

**Abstract-** Microprocessor has been considered as most important part in ICs manufacturing and making progress since more than 50 years, so increasing microprocessor speed is paid attention in all technologies. ALU is known as the slowest part in microprocessor because of the ripple carry, nowadays microprocessor uses 8-units as pipeline, each one has 8-bits for implementing 64-bit, working in this form has been captured the microprocessor development and limited its speed for all its computations. Parallel processing and high speed ICs always trying to increase this speed but unfortunately it remains limited. The contemporary solution for increasing microprocessors speed is the Multiple Valued Logic (MVL) technology that will reduce the 8-bits to 4-qbits, this paper proposes a new design of a 2-qbit full adder (FA) as a basic unit to implement MVL ALU (AMLU) that has 8-units as pipeline, each one consists of 4-qbits to implement 32-qbit which is equivalent to 64-bit, without applying binary to quaternary conversion and vice versa. The proposed design increases microprocessors speed up to 1.65 times, but also a little increase of implementation.

**Keywords-** CCCi, Full Adder (FA), Multi Valued Logic (MVL), Quaternary Logic.

**How to cite this article:** W.MH. Khalaf, D.R. Zaghar and K.A. Al-majdi, "Design of n-Bit Adder Without Applying Binary to Quaternary Conversion," *Engineering and Technology Journal*, Vol. 37, Part A, No. 03, pp. 106-111, 2019.

### 1. Introduction

MICROPROCESSOR is considered as the core of diverse systems like PC and embedded systems. Therefore, its logic circuits will be modified for additional amplifications and more reviewing. Grow and development of microelectronics pushes toward implementing large and fast ICs, and therefore to implement high-speed processor families such as Intel microprocessors. New generations of these microprocessors lead to invention of Pentium technology, which opens a new portal for implementing a very high speed ICs (3.1 million transistors with 273 pins). Arithmetic Logic Unit (ALU) is considered as the heart of microprocessor design, which controls and manages the speed and operation of these processors. Adder is known as the main and basic part of processing element, so that, optimization of the adder circuit will lead to an improvement of the processing unit. This optimization will effect on calculation time of ALU (decreasing total calculation time), and therefore the performance of the unit will be improved [1]. Because of the constraints of parallel processing, new technologies still have some limitations that prevent it from improving the performance of microprocessor, but these limitations did not stop researchers to find some enhancements in this field.

Multiple full adder circuits consist of cascaded full adders to add N-bit numbers; there are N full adder circuits cascaded in parallel. Each adder gives two outputs one is called sum and the other is called carry, this output carry is defined as carry out. This carry out will be considered as carry in of the next full adder, and so on, therefore this adder type is called ripple carry adder. The disadvantage of this type is the delay, because the second sum bit should wait until the first sum and carry out is done, and so on. The final output sum and carry should wait until all previous carryouts generated [2].

All traditional logic gates work with binary logic values (two levels), researchers are trying to increase number of logic values for more than two levels, like 3 valued levels (Ternary Logic) or 4 valued levels (Quaternary Logic) which is called Multiple Valued Logic (MVL) [3]. MVL presents some advantages to binary logic systems by reducing component's number of the system through increasing number of levels (transmitting data more than before on the same line); this means, by reducing the total chip area or on the same chip area putting additional number of logic gates. Using MVL will reduce also the total number of interconnections and consuming power. On the other hand, MVL has some disadvantages,

since noise, margins will be reduced and implementing stable and compact MVL systems still have some restrictions, and this system always needs a conversion part to and from traditional binary logic.

Vasundara and Gurumurthy used down literal circuits to convert quaternary-binary and binary-quaternary converters to implement different arithmetic operation like, sub- traction, addition and multiplication both in Modulo-4 and Galois field using MVL [4].

Sharifi et al. proposed a new design of CNTFET based quaternary Full Adder MVL using voltage mode multiple threshold with quaternary to binary converter, sum and carry generator and binary to quaternary converter [5]. Tabrizchi et al. proposed a new design of ternary half adder and multiplier which based on carbon nanotube field effect transistors (CNTFETs) to reduce the consuming power and chip surface size as well as increasing the calculation speed [6].

Kalbande tries to achieve high performance through minimizing the hardware implementation and power dissipation by using less number of transistors when a new design of HA and FA is proposed which uses quaternary input and a quaternary output as output without any need of binary- quaternary or vice versa converters [7]. As well as what is mentioned above, a survey can be found in [8].

The following sections of this article are organized as follows, section 2 introduces a brief description of multiple valued logic in quaternary and all its phases, section 3 presents the proposed design of two q-bit adder, while section 4 gives the total costs implementation of each part of the proposed design, section 5 exhibits experimental results while conclusions are shown in section 6.

## 2. CCCi Thoery for Quaternary (CCC4)

It is a new theory proposed by Zaghar for satisfying the important requirements of multiple valued logic in quaternary [9, 10]. In case  $r = 4$  of CCCi, i.e.  $S_4 = \{0; 1; 2; 3\}$  or quaternary system, it will be called CCC4. It consists of three major phases which will be explained as follows.

### I. Phase One

This phase is called Convert phase which consists of four major logic gates: LN (Lower Not), UN (Upper Not), LR (Lower Reject), and UR (Upper Reject), these gates are capable of covering all the prerequisites of the convert phase in CCC4, as well as there is another gate called AN (All Not) gate, but it can be replaced by LN and UN serially. Therefore; AN will be ignored to reduce the total

number of used gates. Table 1 shows basic function of each gate.

### II. Phase Two

It is called Coded Phase, this phase gives eight outputs in CCC4 space, and four of them are called  $E_0$ ,  $E_1$ ,  $E_2$ , and  $E_3$  functions which are defined as follows:

$$E_0(A, B) = \begin{cases} 3, & \text{where } A = B = 0; \\ 0, & \text{Otherwise} \end{cases}$$

$$E_1(A, B) = \begin{cases} 3, & \text{where } A = B = 1; \\ 0, & \text{Otherwise} \end{cases}$$

$$E_2(A, B) = \begin{cases} 3, & \text{where } A = B = 2; \\ 0, & \text{Otherwise} \end{cases}$$

$$E_3(A, B) = \begin{cases} 3, & \text{where } A = B = 3; \\ 0, & \text{Otherwise} \end{cases}$$

**Table 1: Truth table for convert phase**

Input	LN	UN	AN	LR	UR
0	1	2	3	0	0
1	0	3	2	1	0
2	3	0	1	2	0
3	2	1	0	2	1

The remaining four outputs are called  $F_0$ ,  $F_1$ ,  $F_2$ , and  $F_3$  functions which are defined as follows for quaternary:

$$F_0(A, B) = \begin{cases} B, & \text{where } A = 0; \\ 0, & \text{Otherwise} \end{cases}$$

$$F_1(A, B) = \begin{cases} B, & \text{where } A = 1; \\ 0, & \text{Otherwise} \end{cases}$$

$$F_2(A, B) = \begin{cases} B, & \text{where } A = 2; \\ 0, & \text{Otherwise} \end{cases}$$

$$F_3(A, B) = \begin{cases} B, & \text{where } A = 3; \\ 0, & \text{Otherwise} \end{cases}$$

When radix is equal to 4, the maximum value is equal to 3 (where  $r - 1 = 3$ ) while the minimum value is always equal to zero.

### III. Phase Three

This phase is called Collect Phase, in this phase; many inputs will be collected to give only one output. This is defined as follows:

$$max = \text{maximum}(A, B)$$

$$S(A, B) = \begin{cases} A + B, & \text{if } A + B \leq 3; \\ 3, & \text{Otherwise} \end{cases}$$

$$V(A, B) = \begin{cases} 0, & \text{if } A + B \leq 3; \\ 3, & \text{Otherwise} \end{cases}$$

### 3. Two q-bit Adder Design in CCC4

All previous related works have been tried to implement and improve a 1-qbit adder (full or half adder), while the practical use of MVL requires implementing N-qbit adder. The implementation of a single adder (1-qbit) which has adding time equal to T, then using this unit to implement N-qbit adder will give an adder with N ripple carry and in result, the total adder time will become N×T. Addition time is the most important factor in any adder design, this article focuses to design multi-qbit fast adder, a new implementation of 2-qbit adder is proposed as shown in Figure 1.




Figure 1: 2 q-bit adder.

The main idea in this adder is to discriminate the input carry and then use it to generate the output carry in shortest possible path, note that the input carry requires to active 4 transistors for generating the output carry, while the inputs (a1 and b1) requires to active 8 transistors for generating the output array.

The proposed design of Figure 1 consists of 4 transistors delay with a 4 transistor latency, and in result the implementation of a N-qbit adder which is shown in Figure 2 requires DD delay, where

$$DD = 4 * \frac{N}{2} + 4 = 2N + 4 \tag{1}$$

While the direct design of 1-qbit adder as in [9] requires 6 transistors for each adder and in result the total delay is

$$DD = 6N \tag{2}$$




Figure 2: 4 q-bit adder with carry mirror.

### 4. Gate's Implementation

The supplementary step for evaluating and enhancement the design is the implementation and calculation the cost and delay of the proposed circuit design. Total implementation and cost calculation of the proposed gate will be explained in the following subsections.

#### I. Implementation mode

Current-mode realization is suggested to be used in this paper for the operation of main gates. Reference current value Ib is chosen to be 5μA and will be increased with multiple integer values as shown in the following table (Table 2).

Table 2: Current levels and its equivalent logic levels

Current level (μA)	Logic level (I)
0	0
5	1
10	2
15	3

In general, due to some differences in power supplies, active element dimension, technology parameters will vary the specified current levels

from its original values. This will change distinct binary voltage-mode circuits, and the variance in the output signal will be given to the following levels [11]. This difference can be tolerated and the output can be sensed for a range of values that is called noise margin [12].

In this article the presence of current deviances from its original values is considered, its equivalent logic levels will be specified as follows:

$$l = \begin{cases} 0, & I < 2.5 \mu A \\ 1, & 2.5 \mu A \leq I < 7.5 \mu A \\ 2, & 7.5 \mu A \leq I < 12.5 \mu A \\ 3, & 12.5 \mu A \leq I < 15 \mu A \end{cases} \quad (3)$$

Where  $l$  is the logic level, and  $I$  is the current value. From Eq. (3), noise margin is  $\frac{\pm I_b}{2}$ .

Accumulated error caused by distinct voltage-mode binary circuits and deviations in output current carried over stages. For this reason, output current level of multiple-valued logic circuits requires a renovation operation before the current signal passes the noise margin, which is called level restoration [13].

### II. V gate Implementation

V gate can be considered as a detector for the overflow, it gives an indication (output at maximum) when the sum of the inputs is higher than the maximum limits, the mathematical model function of this gate is given in Eq. (1), and its circuit diagram is shown in Figure 3 [10].




Figure 3: Circuit diagram of V gate.

$$V(a, b) = \begin{cases} 3 & \text{where } a + b > 3 \\ 0 & \text{Otherwise} \end{cases} \quad (4)$$

As shown in Figure 3, its total cost is 5 transistors, while maximum delay between inputs and output is  $2d$ , where  $d$  is defined as the delay of one transistor, so it depends on the technology of fabrication, therefore; it will not be calculated in this paper. All delay calculations will be considered with respect to  $d$  value.

### III. Vs+i Gate implementation

It is just wire connection as shown in Figure 4, therefore; its cost is zero transistors and its delay is  $0d$ .




Figure 4: Circuit diagram of VS+i gate.

### IV. Current mirror implementation

Current mirror implementation is also made by using MOSFET transistors, as shown in Figure 5.




Figure 5: Current mirror circuit diagram.

It consists of two transistors, the first one is called  $M_1$  which operates in saturation region because  $V_{DS}$  is greater than or equal to  $V_{GS}$ , and the second transistor is called  $M_2$  also operates in saturation region when the output voltage is larger than its saturation voltage. In this simple configuration, the output current  $I_{OUT}$  is related to  $I_{IN}$  [14].

The total cost of this gate is  $(n+1)$  transistors, where  $n$  is the number of outputs, and maximum delay between inputs and output is  $2d$ .

### V. Simple switch and SEL implementation

The proposed switch device requires two complementary transistors as shown in Figure 6. Total cost of the proposed switch is two transistors, and maximum delay between inputs and output is  $1d$ . SEL or binary selector is a set of switches connected in the same way of the binary selector [14, 15].




Figure 6: Switch circuit diagram.

Total cost of SEL used in Figure 1 is 12 transistors and its maximum delay between inputs and outputs of the 4-inputs SEL is equal to 2d, while 2-inputs SEL consists of 4 transistors and its maximum delay between inputs and output is equal to 1d.

VI. D3 Gate implementation

This gate is considered as complex gate because it consists of four different parts as shown in Figure 7.




Figure 7: D3 gate block diagram.

First part is CM, second one is V gate, third part is switch and the fourth part is V3 gate. The fourth part of D3, is V3 gate which does same operation of V gate but it gives an indication (output at maximum) when the input is higher than value 2, the mathematical expression of this gate is as follows:

$$V3(a) = \begin{cases} 3 & \text{where } a > 2 \\ 0 & \text{Otherwise} \end{cases} \quad (5)$$

The final expression of D3 gate is shown in Eq. (3) as below

$$D3(a) = \begin{cases} 3 & \text{where } a = 3 \\ 0 & \text{Otherwise} \end{cases} \quad (6)$$

The total cost of this gate is 15 transistors, and its maximum delay between inputs and output is 4d.

5. System Evaluation

In this section, cost and delay are determined per transistor unit (d) for the proposed system and are compared with other proposed systems, because practical cost and area depend on technology of implementation. For proposed model, which is shown in figure 1, its total cost is 82 transistors, which require 6d as maximum delay at C<sub>1</sub>, and 4d from C<sub>0</sub> to C<sub>1</sub>. As shown in Table 3.

Adder circuit requires additional cost of 4 CM for input that consists of 28 transistors and 2d additional delay. Therefore, result, adder circuit

requires 110 transistors and maximum delay at C<sub>1</sub> is 8d and from C<sub>0</sub> to C<sub>1</sub> is 4d, i.e. it has 4d delay and 4d latency (8d - 4d).

Table 3: Cost of each mponent.

V	2	Fig. 3	5	2
V <sub>s+i</sub>	10	Fig. 4	0	0
CM	2	Fig. 5	3	2
SEL2	2	Fig. 6	4	1
SEL4	2	-	12	2
D3	2	Fig. 7	15	4
Switc h	2	Fig. 6	2	1
<b>Total</b>	<b>12</b>		<b>82</b>	

Total cost of Figure 2 requires 220 transistors and maximum delay at C<sub>2</sub> is 12 (8+4) delay. Therefore; an 8-qbit adder (equivalent to 16-bit adder) will require 440 transistors and maximum delay at C<sub>4</sub> is 20d as total delay.

In MOSFET technology [16], each adder circuit consists of 14 transistors, maximum delay is 3d and C<sub>i</sub> is 2d, therefore; 16-bits adder consists of 224 transistors as total cost, and total delay is 33d. When our proposed model is compared with previous models, the following results can be found, total speed ratio is 165%, and total cost ratio is 196%. The most interesting result in our proposed model is the reduction in total delay, which is, became only 20d instead of 33d.

6. Conclusion

In this paper, a MVL multi-qbit adder is proposed without applying binary to quaternary and vice versa. The most interesting advantage of implementing multi-qbit adder instead of 1-qbit adder is the reduction in total delay of the ripple carry. Total number of transistors in comparison with other proposed methods is increased while total number of delay is decreased. With huge advances of VLSI technology, total number of transistors that implement 16, 32 or 64 bit will not have any effect on area or cost of CPU, while reducing the total number of delay for implementing addition operation will have a good effect on the speed of CPU.

References

[1] I. Kuonl, R. Tessier, and J. Rose, "FPGA Architecture: Survey and Challenges," *Foundations and Trends in Electronic Design Automation*, Vol. 2, No. 2, pp. 135-253, 2008.  
 [2] P. Potdukhe and V.D. Jaiswal, "Design of High Speed Carry Select Adder Using Brent Kung Adder", In Proc. International Conference on

- Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, pp. 652-655, 2016.
- [3] V.U. Kale, V. T. Ingole, and V. S. Ingole, "Optimization of CMOS Devices in Multi Valued Logic Decoder," *Int. Journal of Scientific and Engineering research*, Vol. 7, Issue. 11, pp. 1325-1329, 2016.
- [4] P.K. Vasundara and S.K. Gurumurthy, "Arithmetic Operations in Multi-Valued Logic," *International Journal of VLSI Design and communication Systems*, Vol. 1, No. 1, pp. 21-32, 2010.
- [5] F. Sharifi, H. M. Moaiyeri, and K. Navi, "A Novel Quaternary Full Adder Cell Based on Nanotechnology," *I.J. Modern Education and Computer Science*, Vol. 3, pp. 19-25, 2015.
- [6] S. Tabrizchi, N. Azimi, and K. Navi, "Design a Novel Ternary Half Adder and Multiplier Based on Carbon Nano-tube Field Effect Transistors," *Frontiers of Information Technology & Electronic Engineering*, Vol. 18, No. 3, pp. 423-433, 2017.
- [7] A. Kalbande, "Implementation of Efficient Adder using Multi Value Logic Technique," *Journal for Research*, Vol. 2, No. 1, pp. 46-50, 2016.
- [8] H. Jijne and A. Raghuwanshi, "A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology," *International Journal of Engineering Trends and Technology (IJETT)*, Vol. 43, No. 3, pp. 179-184, 2017.
- [9] D. R. Zaghar, "A New Theory for Multiple Valued Logic Using Convert-Coded-Collect (CCCi) Space," *Journal of Engineering and Development*, Vol. 16, No. 1, pp. 212-231, 2012.
- [10] H. L. Romi, "Design of A Multiple-Valued Logic FPGA Cell Based on Convert-Coded-Collect (CCCi) Space," Ph.D. Thesis, Electrical Eng. Dep., University of Basrah, Basrah, Iraq, 2015.
- [11] O. Maslennikow, N. Maslennikowa, A. Guziski, J. Kaniewski, P. Pawowski, "Design of adders with current mode gates," In Proc. of the XXI Nat. Conf. on Circuit Theory and Elektronik Networks, Poznan, Poland, pp. 119-124, January 1998.
- [12] P. Pathak, B. Soni, and P. Gour, "Implementation of Multi Level Logic for Digital system," *International Journal of Computer Applications*, Vol. 97, No. 20, pp. 20-23, 2014.
- [13] T. Turgay and M. Avni, "Implementation of multivalued logic, simultaneous literal operations with full CMOS current-mode threshold circuits," *IEE Electronic Letters*, Vol. 38, No. 4, pp. 160-161, 2002.
- [14] P. Gray, "Analysis and design of analog integrated circuits," John Wiley and Sons, 5<sup>th</sup> ed., 2009.
- [15] L. Lavagno, M. Igor, M. Grant, and S. Louis, "Electronic Design Automation for IC System Design, Verification, and Testing," CRC Press, 2<sup>nd</sup> ed., 2016.
- [16] T. Charles and M. Salih, "Delay Optimized Full Adder Design for High Speed VLSI Applications," *International Research Journal of Engineering and Technology (IRJET)*, Vol. 4, No. 3, pp. 2195-2198, 2017.